Abstract-In this paper, a spread-spectrum clock generator (SSCG) with triangular modulation is presented. Only a divider and a programmable charge pump are added into a conventional clock generator to accomplish the spread-spectrum function. The proposed circuit has been fabricated in a 0.35-m CMOS single-poly quadruple-metal process. The proposed SSCG can generate clocks of 66, 133, and 266 MHz with center spread ratios of 0.5%, 1%, 1.5%, 2%, and 2.5%. Experimental results confirm the theoretical analyses.
I. INTRODUCTION
F ASTER operating speeds of electrical devices today result in much electromagnetic interference (EMI) at higher frequencies. Many methods have been used to diminish EMI, such as shielding, pulse shaping, slew-rate control, low-voltage differential clocking, staggering the outputs, special layout techniques, and spread-spectrum clocking. Among these, the spread-spectrum clock generator (SSCG) [1] , which is a special case of frequency modulation, can reduce the peak power of the higher order harmonics to reduce EMI effectively. There are three types of SSCGs in the literature. The first type modulates the divider [2] , [3] in a phase-locked loop (PLL). The second type modulates the voltage-controlled oscillator (VCO) [4] directly. The third type combines the multiphase outputs of the clock source and the special digital processing circuits to achieve the spread-spectrum function [5] - [7] . In this brief, a conventional PLL-based clock generator can realize the center-spread SSCG with the triangular modulation signal generator being integrated into the low-pass loop filter.
II. CIRCUIT DESCRIPTIONS
The proposed SSCG is based on a conventional PLL using the proposed method to modulate the VCO directly. Fig. 1 shows the block diagram of the proposed SSCG. The feature of the proposed SSCG is how to generate the modulation signal. In Fig. 1 , the reference clock of the PLL uses the divide-by-358 divider to produce a square wave of 40 kHz as the control signal of the programmable charge pump. The schematic of the programmable charge pump is shown in Fig. 2(a) . It is composed of a square-wave generator of 40 kHz from Fig. 1 and two programmable current sources. Fig. 2(b) shows one of the programmable current sources. It can generate five kinds of spread ratios (ON1-ON5) in the spread-spectrum mode and zero spread ratio in the nonspread-spectrum mode (SSON). In the nonspread-spectrum mode, the programmable charge pump is turned off and this SSCG is a conventional clock generator with the first charge pump as shown in Fig. 1 . In the spread-spectrum mode, both charge pumps are turned on. To explain the operation, only a second-order low-pass filter and both charge pumps are shown in Fig. 3 . Assume that the SSCG is in the steady state and neglect the first charge pump . The transfer function between the control voltage of the VCO and the programmable charge pump can be expressed as
(1) Supposing that , (1) can be rewritten as
According to (2) and , the current generated by the programmable charge pump will create the periodical triangular modulation signal at the input node of the VCO.
The specified spread ratios can be achieved by appropriately choosing the current . Assume there is a SSCG with the nominal output frequency and the conversion gain of the VCO. To supply a spread ratio %, the current can be given as (3) Equation (3) indicates that the variation of will directly change the spread ratio.
The loop bandwidth of the PLL is critical because it influences the modulation profile and the jitter performance. In the PLL, one of the input signals of the phase-frequency detector (PFD) also contains the modulation component. Thus, the bandwidth of this PLL in the nonspread-spectrum mode must be small enough to filter this feedback component generated by the modulation signal. Moreover, to diminish spikes induced by the reference clock, the additional filter, which consists of and , is added as shown in Fig. 1 . The remaining circuits used in this SSCG will be discussed briefly next. The dynamic PFD in [8] is used. The VCO is composed of a transconductor, a seven-stage current-controlled oscillator (ICO), and a wave-shaping buffer. Its diagram and schematic are shown in Fig. 4 . Synchronous dividers using static logics are used. 
III. EXPERIMENTAL RESULTS
The proposed SSCG has been fabricated in a 0.35-m CMOS single-poly quadruple-metal CMOS process. Its Fig. 5 . The active area occupies 0.48 0.82 mm and the total area including pads is 1.36
1.48 mm . Table I gives the performance summary of the proposed SSCG. The low-pass filter is left off-chip to facilitate measurements. All the components are also listed in Table I . Fig. 6 shows the peak-to-peak jitter of 162 ps for the 266-MHz output in nonspread-spectrum mode. Fig. 7 shows the measured spectrums of the 266-MHz output signals without and with the spread ratio of 2.5%. Fig. 8 shows the expanded views of the 266-MHz output signals without and with the spread ratio of 2.5%. Fig. 9 shows the modulation profile (triangular waveform of 40 kHz) of the 266-MHz output signals with the center spread of 2.5%. This SSCG can provide clock outputs of 66, 133, and 266 MHz with spread ratios of 0.5%, 1%, 1.5%, 2%, and 2.5%.
IV. CONCLUSION
In this brief, the SSCG with triangular modulation on the VCO fabricated in a 0.35-m CMOS process is presented. The triangular modulation signal is integrated into the low-pass filter of the PLL; thus, both the hardware complexity and the chip area can be reduced. The measured spectrums show that peak amplitudes of each harmonic are attenuated and the proposed architecture does achieve the spread-spectrum function as expected.
